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Abstract—This paper presents a novel oscillator based ﬁl-
ter structure for processing time-domain signals with linear
dynamics that extensively uses digital logic by construction.
Such a mixed signal topology is a key component for allowing
efﬁcient processing of asynchronous time encoded signals that
does not necessitate external clocking. A miniaturized primitive
is introduced as analogue time-domain memory that can be
modelled, synthesized, and incorporated in closed loop mixed
signal accelerators to realize more complex linear or non-linear
computational systems. This is contextualized by demonstrating
a compact low power ﬁlter operating at 0.45V in 65 nm CMOS.
Simulation results are presented showing an excess of 50 dB
dynamic range with a FOM of 7 fJ/pole which promises an
order of magnitude improvement on state-of-the-art ﬁlters in
nanometre CMOS.
Index Terms—Mixed signal, VCO, Time-domain ﬁlter, Asyn-
chronous logic, Energy-efﬁcient computation, Continuous-time
digital.
I. INTRODUCTION
The challenges for advancing digital devices and energy
constrained computation no longer exhibit the coherent virtues
dictated by Moore’s Law [1]. Instead current research is
driven to ﬁnd new solutions inspired by the natural world
for solving problems that are dissonant with today’s com-
putational paradigm. This has led to the re-emergence of
processing in the analogue domain as accelerator to the digital
framework [2]. Motivated by the fact that when tailored to
a speciﬁc computational problem analogue efﬁciency can be
vastly superior to its digital equivalent [3] [4]. However there
remain many challenges that prevent a clear advantage for
such architectures in practice. Current state-of-the-art demands
fully integrated SOCs in nanometre CMOS for a cost effective
solution. This substantially degrades analogue performance in
addition to the difﬁculty in miniaturizing analogue elements.
More importantly analogue tends to drastically lose ﬁdelity for
near threshold supply voltages which is an essential aspect to
ultra low power digital systems [5]. To address such challenges
oscillator based topologies have been proposed in association
with a new computational paradigm [6] [7]. There are two
critical advantages that such an approach can leverage. The
ﬁrst is that the signals pertaining to these systems are digital
in nature where the information is encoded with respect to the
timing between logical events equivalent to clock edges. This
implies that a single binary bit stream can represent multiple
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Fig. 1. Oscillator based computing to realize linear and non-linear dynamics
that utilize a phase domain state as memory.
bits of information artiﬁcially increasing the density of CMOS
interconnect. Moreover such signals allow them selves to be
manipulated by standard logic gates and asynchronous digital
controllers for very rich yet highly efﬁcient signal control
[8]. The second aspect is that voltage controlled oscillators
suffer very little performance degradation from aggressive
technology scaling or poor transistor characteristics. In fact
the perpetual improvement fT increases the maximum tem-
poral resolution achievable using time-domain quantizers for
unparalleled dynamic range.
In an effort to explore the potential of such a modality this
work considers the use of oscillator structures for processing
neural activity in extension to a previously developed oscillator
based instrumentation system in [9]. As implantable brain
machine interfaces present one of the most demanding appli-
cations for realizing power efﬁcient structures that acquire and
classify neural activity to treat neurophysiological disorders.
The ring oscillator concept shown in Fig. 1. This oscillator
plays the role of analogue memory by retaining a state in the
phase domain. A transconductive element adjusts the phase
subject to the digital control signals. The digital logic dictates
the overall response of the structure by using single or multiple
phases of the oscillator. This presents negative feedback that
stabilizes the operation of the system by rejecting frequency
off-sets and noisy aggressors external to the circuit. As will
be demonstrated this closed loop dynamic has true analogue
aliasing properties due to the nature of VCO based integration.
This implies that any logical approximations that induce
errors or distortion at high frequency can be rejected. This
paper is organized as follows. The basic aspects of the ﬁlter
architecture is introduced in Sec. II. This is followed by the
circuit level implementation that is detailed in Sec. III. Sec. IV
Fig. 2. Proposed Single pole ROF structure where VR represents the only
analogue node in the system.
presents preliminary simulation results which are concluded
upon in Sec. V.
II. RING OSCILLATOR BASED FILTER
A ﬁrst order realization of this Ring Oscillator based Filter
(ROF) is presented in Fig. 2. This simpler structure will
allow the discussion to give insight the elementary operation.
Here the digital signals D and Q are pulse width modulated
(PWM) encoded time domain signals and are typically not
modulated using the same carrier frequency. In essence a
digital adder injects current into the oscillator such that the
phase recedes or advances with respect another local oscillator
by comparing the two pulse width components of D & Q.
By using a differential structure the phase can be encoded
as self referenced timing events that do not require global
frequency synchronization to decode phase information. It is
also important to note this structure differs characteristically
from classic literature examples [10] but remain very useful
for analysis. This discrepancy arises from sub-threshold and
current starved operation of the oscillator which implies that
the conduction phases of the NMOS and PMOS transistors for
each inverter are non-overlapping. In a general sense however
the output voltage Vout of the structure is often modelled as:
Vout(t) = A(t) · f [ω0 t+ φ(t) ] (1)
φ (t) =
∫ ∞
−∞
hφ(t, τ) i(τ) dτ =
∫ t
−∞
Γ(ω0, τ) i(τ) dτ (2)
In Eq. 1 A and φ represent the amplitude and phase state
variables of the system as a function of time. f describes the
limit cycle of the oscillation that captures the non-linearities
of Vout as a function of phase. Our primary interest lies with
Eq. 2 which captures the dependency of phase with respect
to the impulse response hφ and the cyclo stationary impulse
sensitivity function (ISF) Γ. Γ is evaluated with respect to a
speciﬁc small signal source. This dependency is what gives
rise to the inherent integral behaviour of oscillators where
parasitics diminish the integration constant but will not effect
the ideal loop gain of the circuit. The transconductance Gm is
introduced to translate the digital output to currents injected
into the oscillator represented by IΔ. The resulting behaviour
can be summarized in the s-domain by assuming ΓGm is
approximately independent of the phase [11]:
Hφ(s) =
1
s
Gm
2π qmax
where qmax = N VR CT (3)
VR = Vth + ηUT ln
(
2IB
2η U2T μCox
L
W
)
(4)
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Fig. 3. Impulse sensitivity function for a 5-stage ring oscillator with respect
to the bias current and NMOS/PMOS contributions from all stages together.
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Fig. 4. Proposed two-pole ROF structure with the digital output Q represented
by K PWM phases for reduced analogue distortion.
In Eq. 3 N, VR, and CT represent the number of inverter stages,
voltage across the oscillator, and total capacitance seen as load
to each gate in the oscillator. Note qmax physically represents
the total charge that is dissipated each period which implies a
frequency of oscillation in terms of fosc=IB/qmax. For simplicity
the carrier mobility μ and Vth for both PMOS and NMOS are
taken as equivalent such that their conductivity is equal. In
practice W must be adjusted to compensate this difference
but will typically lead to improved supply noise rejection.
Fig. 3 shows the phase dependency of Γ with respect to IB
and constituent NMOS & PMOS devices of all gates together
for a 5 stage ring oscillator. Although Hφ due to IB exhibits
some dependency with respect to phase it is well estimated by
Eq. 3. The phase information is extracted using an XOR gate
which has a gain of 1/π.
Although the ﬁrst order structure has very low complexity
the drawback is that the bandwidth is directly related to the the
frequency of oscillation when Hφ is put into feedback. This
coupling is undesirable for two reasons. The ﬁrst is from a
noise perspective which is that for a ﬁxed frequency decreasing
IΔ increases the input-referred noise power (e2n) of this
circuit approximately as (UT·IB/IΔ)2 which may become very
pronounced. This forces the structure to dissipate excessive
amounts of power to maintain adequate dynamic range. The
second aspect is that the capability to control the oscillator
frequency independent of loop bandwidth is useful to adjusting
digital power dissipation and its interaction with other system
blocks.
For this reason the second order structure is introduced
in Fig. 4. This has equivalent characteristics to that of a
miller compensated ampliﬁer where the switched current loads
into a capacitor across a high gain stage which is realized
by the ﬁrst order structure. As a result noise/bandwidth and
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Fig. 5. The proposed transistor level implementation of the second order ROF
oscillator characteristics are decoupled by being represented
through two different capacitors CL and CT. The additional
consideration required here is that the digital feedback Q
over CL can cause large signal swings on the gate of MB
degrading transconductive linearity. Generally if MB is also
in sub threshold operation its input range is limited to 2UT
before excessive distortion is introduced. However capacitively
coupling M phases of Q in parallel the quantization levels are
reduced to VDD/M. Each phase is simply represented by taking
more taps from the ring oscillator in parallel. Moreover if M is
chosen proportional to VDD/2UT this structure actually reduces
in complexity and improves efﬁciency as the supply voltage
decreases. Note that for high frequency operation the switched
current DAC exhibit poor switching dynamics due to the
reduced supply voltage. In such a case it is sufﬁcient to replace
this block with parallel resistors equivalent to active RC
integrators. As such it may be expected that this conﬁguration
implies the 3dB frequency equivalent to f3dB=IΔ/CL where
CL is approximated as UT kT/e2n to match the required noise
levels. In extension the oscillator spurs can be set to match
this noise ﬂoor by considering the ﬁlter response and quantizer
level dependency such that fosc>f3dB SNR/N for a ﬁrst order
system.
III. CIRCUIT IMPLEMENTATION
The presented implementation realizes a 0.45V second
order ROF using commercially available TSMC 65 nm
CMOS LP MS RF technology (1P9M 6X1Z1U RDL). Fig. 5
shows transistor level implementation of the transconductor
and oscillator structure that retains the phase state of the sys-
tem. Here a bias current is simply switched differentially into
the capacitive load while M1-2 provide common mode feed-
back. The transistors M3-4 realize a current mirror that biases
the ring oscillators proportionally to IB. The control switches
SA/SC/SB correspond to +1/0/-1 transconductive gains that
realize a 1.5 bit current DAC. The oscillators are ﬂoating
in the middle the supplies due to M5 which has its body
connected to source. This improves the switching behaviour
of the proceeding XOR gate by providing good high/low
voltage levels while also reducing the noise coupling from
ground/substrate if the oscillator is allowed to use isolated
P/N-wells. The capacitor CL is split into 11 MIM fringe
capacitors for a total of 100 fF load on each terminal.
3x
3x
3x
3x
3x
3x
Q<2:2:10>
D<1:3> SA<1:3>
SB<1:3>
SC<1:3>
(a) Gate level implementation
SC
0
SA
1
SB
2
SC
3
D
Q
(b) Karnaugh map
Fig. 6. Boolean operator used that allows a unity gain conﬁguration of the
ROF.
The digital logic used to realize unity gain feedback is
presented in Fig. 6. Three out of the 11 phases are used in
the feedback logic for demonstration. Typically this number
of phases is directly related to the frequencies of D & Q or
their intermodulation products that will introduce spurs outside
of the ﬁlter bandwidth. Increasing the number of phases used
reduces distortion components while increasing the effective
carrier frequencies. This can and should be reconﬁgurable in
addition to tuning IB to accommodate the typical process vari-
ance for transistor characteristics. While other types of phase
detectors beside the XOR gate can be used it is important to
realize its impact on distortion due to the ﬁnite bandwidth of
digital gates. The XOR realization grantees that for near zero
input Q will exhibit the smallest bandwidth requirement due
to its 50% duty cycle which gradually increases as the phase
difference approaches 0 or π.
IV. SIMULATION RESULTS
In practice the primary difﬁculty with time domain struc-
tures is their associated simulation effort because the band-
width of operation is many orders larger than the signals of
interest. For this reason the analytic model is also presented to
perform behavioural simulations and guide the design effort.
The results presented here are based on transient noise simu-
lations using industry provided PSP models for completeness.
Fig. 7 shows these simulation results where a 1 kHz PWM
encoded input signal is driving the system at 95% of the
full input range. VR shows the oscillator providing capacitive
feedback on the miller integration node while the phase
difference of the two ring oscillators tracks the pulse width of
the input. Fig. 9 presents the frequency content when three of
the phases are summed together and Fig. 8 shows the oscillator
phase difference as a function of time. The 56 dB THD shown
is critically related to the current DAC characteristics near
the cut-off frequency as it not adequately shaped by the
integration loop which is challenging to enhance with limited
voltage overhead. Table I compares the performance presented
here using a ﬁgure of merit deﬁned where SINADMAX is
the maximum signal to noise and distortion ratio as: FOM
= Power/(Npoles BWSINADMAX).
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Fig. 8. Phase difference of the oscillator structure measured as time delay.
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Fig. 9. Spectral power densities of the multi-phase PWM signal Q
TABLE I
PERFORMANCE SUMMARY AND COMPARISON WITH STATE OF THE ART
Speciﬁcation This Work [6] [12] [13]
modality Time Time Volt. Volt.
Order 1 4 3 3
Technology 65nm 90nm 0.5μ 0.5μ
Supply [V] 0.45 0.55 3.3 1.8
Supply [A] 35n 5.3m 1.4m 2m
Bandwidth [Hz] 6k 7M 1.5M 500k
SINAD [dB] 52 61 60 65
FoM [fJ] 7.4 93 1026 1350
Area [mm2] 0.001 0.29 2.2 0.68
 Estimated based on simulation results.
V. CONCLUSION
The model and implementation of a oscillator based ﬁlter
has been demonstrated to complement that of FIR structures
[14] for asynchronous time domain structures. High linearity is
demonstrated at full input dynamic range while operating with
a 0.45V supply voltage. The extensive use of digital logic in
its construction allows highly synthesizable oscillator based
computing for future ultra low power systems in nanometre
CMOS. Preliminary simulation result indicates a FOM of
7.4 fJ/pole for the 6 kHz bandwidth which is a substantial im-
provement over previous time-domain implementations. While
it remains to be seen if the efﬁciency can be maintained in
more complex systems the proposed topology shows much
promise for ultra low power systems. Moreover we expect
that both the ﬁrst & second order primitives proposed here
will ﬁnd many other applications like ΔΣ ADCs due to its
simplicity and ﬂexibility towards process parameters for low
voltage operation.
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